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Abstract 
We present a multiplex system that creates the opportunity to use only 
two wires in sensor array applications, with arbitrary inter-sensor distances. 
The utility of this principle is shown by the realization of a CMOS prototype 
of this multiplexer. 
Introduction 
The progress that has been made over the past few years with the 
fabrication of sensors in IC-compatible technologies has resulted in the 
present interest in the development of on-chip multiplex systems for sensors. 
With respect to multiplexing of sensor array systems, two different 
approaches can be noted: 
i(l) Local multiplexing. One sensor chip contains more than one sensor 
in order to sense different physical and/or chemical parameters. The 
multiplexer, also located on the sensor chip, consists basically of a number 
of switches and determines which sensor is connected to the output wires. In 
this way the number of output leads of the multi-sensor system is reduced. 
An example of an application of this principle is described by Ko et al. 
[ 11. Its main areas of application are those where multi-sensing is required at 
the same spot. 
(2) Distributed multiplexing. A sensor array consists of a number of 
separated sensor chips with arbitrary inter-sensor distances. Each sensor 
chip contains an electronic circuit that controls a number of switches in 
order to connect sequentially the sensors to the common output leads. This 
principle can be applied in measurement situations where the same or dif- 
ferent parameters have to be sensed at different places. 
Our example is found in the development of a temperature sensor 
array for hyperthermia applications. In order to measure internal tissue 
temperature profiles, temperature sensors with an inter-chip distance of 
0.5 cm have to be positioned inside a plastic catheter that is inserted into 
the tissue. For this measurement system, a multiplex system according to 
the second approach mentioned above has been developed and is presented 
in this paper. 
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Multiplex principle for a distributed sensor array 
The sensor array shown in Fig. 1 consists of IV identical smart sensor 
chips connected in parallel by two leads, the II (data) line and the G 
(ground) line. Each chip contains a multiplexer (switching control logic) 
that controls which sensor chip has to be read out. The supply voltage 
needed for this multiplexer is also derived from the D line. A switching pulse 
on the D line causes the sensor connected to the D line at the time of the 
appearance of this pulse to be disconnected and simultaneously the sensor 
on the next chip to be connected to the D line. In this way all the sensors of 
the array are connected to the D line sequentially, after which the array is 
reset and the sensor on the first chip is connected to the D line again. In 
the example shown in Fig. 1, the sensor of chip 2 is connected to the D line. 
Since the sensor array is controlled sequentially by means of switching 
pulses, by counting these pulses it is always possible to know which sensor is 
connected to the D line at a certain time. The D line will also carry the 
sensor signal, in our case as a frequency-modulated current whose frequency 
is proportional to the chip temperature. Modulation takes place by means of 
an integrated oscillator. Thus the signal on the D lead will contain switching 
pulses that control the multiplexers and modulated sensor information from 
the connected sensor. 
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Fig. 1, Schematic diagram of a two-lead multiplex sensor array. 
switching control logic 
A block scheme of the switching control logic on each chip is shown in 
Fig. 2(a), while in Fig. 2(b) the voltages at important nodes of this circuit 
are shown during operation. 
The circuit of Fig. 2 contains two types of switches: p-switches (psw2, 
psw3, psw4, psw5) that are closed when their control input is low and one 
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Fig. 2. Switching control logic (a) and signals during operation (b). 
n-switch (nswl) that is closed when its control input is high. The switch 
nswl controls switching to the next sensor chip. In order to prevent activa- 
tion of the next chip due to leakage currents from switch nswl, a switch 
psw3 whose state is always complementary to that of nswl is added to the 
circuit. In this way the next chip is short-circuited as long as nswl is open. 
The R-S flip-flop FF controls the state of the switches nswl, psw2 and 
psw3. Initially, both the R and S inputs of FF are low, while the supply 
buffer SB may contain energy due to earl@ measurement cycles (Fig. 2(b), 
interval I). In this state both the Q and Q outputs are high, so nswl and 
psw2 are open, while psw3 is closed. When the D line switches from zero to 
the supply voltage, the R input turns high, delayed with respect to the S 
input (Fig. 2(b), interval II). This delay is caused by the time needed to 
charge the capacitor C,,, with the current source Ichar in the power on reset 
block POR. The flip-flop will now be reset, which means the Q output 
stays high and the Q output will turn low (psw2 closes). In this state the 
sensor output is connected to the D lead, while the next sensor chips stay 
disconnected. This state remains until a switching pulse appears on the D 
lead. The POR block masks this pulse from the R input, so it appears only 
on the S input of the flip-flop. Now the Q output turns high and the Q 
output turns low, so switch psw2 opens and the sensor output is disconnec- 
ted from the D wire (Fig. 2(b), interval III). The switch psw3 also opens 
while the switch nswl closes, so the signal on the D line, with respect to that 
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on the G line, of the next chip turns high. This means that the complete 
cycle of switching on the sensor is repeated as described before, but now 
with respect to the next chip. Every pulse on the D line will cause switching 
to the next chip, while the previous flip-flops already set do not change state 
until the array is reset to its initial state. 
The array is reset to the first chip by making the D line zero for a 
‘longer’ period, in order to discharge the capacitors in the power on reset 
blocks. In this state, the switch psw5 is closed, so the discharge current 
source Iars discharges the capacitor Cpor (Fig. Z(b), interval IV). The R 
input turns low, so Q turns high and nswl opens. Thus the initial state (Fig. 
2(b), interval I) is again reached, which means that the measurement cycle 
can start again at the first sensor. 
CMOS realization of the multiplexer 
The multiplex circuit described above is realized in a 5 pm version of 
the UT-CMOS process, which is a 2.5 I.tm twin-well CMOS process [2 1. 
Fig. 3. Photomicrogaph of multiplexer prototype. 
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The p-switches and the n-switch of Fig. 2(a) are realized as single 
PMOSTs and a single NMOST. Figure 3 shows a photomicrograph of the 
multiplex prototype. This prototype operates with a high voltage level of 
10 V and a low voltage level of 0 V. The width of the switching pulses can 
be chosen between 2 ps and 10 ps. The number of multiplex chips that can 
be connected together in a sensor array depends of the voltage drop over one 
chip, caused by the current consumption of the sensor circuitry and the 
series resistance of the switch nswl. In our application of a temperature 
sensor array consisting of 50 chips, the total current consumption of one 
chip is designed to be about 100 MA. In this case, with a measured series 
resistance of the switch nswl (W/L = 295 pm/5il_tm) of less than 100 a, the 
last chip in the array will have a series resistance of 5 ka, which leads to a 
voltage drop of only 0.5 V. This does not cause any operating problems 
for the system, since our sensor circuitry is designed to operate with 
voltages down to 6 V. 
The temperature sensor array is controlled by an electronic circuit, 
not described here, which has a low output impedance in order to avoid 
influence of environmental interference on the operation of the sensor 
array. The sensor signal itself is also insensitive to electrical interference, 
since it is transported as a frequency-modulated current. 
Concluding remarks 
A multiplex principle is realized that enables distributed sensors to be 
read out sequentially using two wires only. This CMOS multiplex system 
will be applied for the realization of an all-CMOS two-lead temperature 
sensor array, in which case a CMOS temperature-to-current converter and a 
CMOS currentcontrolled oscillator [3] will be integrated with the multiplex 
circuit described in this paper. 
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